Proceedings

2012

International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation

IC-SAMOS 2012

July 16-19, 2012, Samos, Greece

Editors: John McAllister and Shuvra Bhattacharyya

IEEE Catalog Number: CFP1252A-USB
ISBN: 978-1-4673-2296-6
IC-SAMOS Organization

General Chair
S. Bhattacharyya .................. University of Maryland, US

Program Chair
J. McAllister ...................... Queen’s University of Belfast, UK

Panel Sessions Chairs
T. Mudge .............................. University of Michigan, US
Y. Patt ............................... University of Texas - Austin, US

Special Session Chairs
Programming Paradigms for Reconfigurable Multi-Core Embedded Systems
D. Göhringer ...................... Karlsruhe Institute of Technology, DE
P. Diniz .......................... INESC-ID, PT

FPGA-based Emulation of Hardware Architectures
H. Blume ........................ Leibniz Universität Hannover, DE

Aspects Of Cyber-Physical Systems
E. Deprettere ...................... Leiden University, NL

Past Chair
L. Carro .......................... UFRGS, BR

Proceedings Chair
C. Galuzzi ......................... TU Delft, NL

Web Chairs
C. Galuzzi .......................... TU Delft, NL

Publicity Chair
I. Sourdis ........................ Chalmers University of Technology, SE

Submissions Chairs
J. McAllister ...................... Queen’s University of Belfast, UK
Finance Chair
C. Galuzzi ....................... TU Delft, NL

Local Organizers
K. Vassiliadis ....................... TU Delft, NL
C. Galuzzi ....................... TU Delft, NL

Steering Committee
S. Bhattacharyya .................... University of Maryland, US
H. Blume .................... Leibniz Universität Hannover, DE
E. Deprettere ................. Leiden University, NL
N. Dimopoulos .................... University of Victoria, CA
G.N. Gaydadjiev ................... Chalmers University of Technology, SE
J. Glossner .................. Optimum Semiconductor Technologies, US
W. Najjar ...................... University of California Riverside, US
A.D. Pimentel ............ University of Amsterdam, NL
O. Silvén ....................... University of Oulu, FI
J. Takala .................................. Tampere University of Technology, FI (chairperson)
S. Wong ....................... TU Delft, NL

Program Committee
Track: Applications, Systems, Architectures, and Processors
Chairs: D. Guevorkian, Tampere University of Technology, FI
M. Sima, University of Victoria, CA

M. Berekovic ....................... TU Braunschweig, DE
H. Berg ..................... Nokia Research Center, Tampere, FI
M. Botteck .................... Freelance Engineering Consultant at Martin Botteck, DE
G. Fettweis ...................... TU Dresden, DE
M. Francescomaria ................ Politecnico di Bari, IT
G. N. Gaydadjiev ................... Chalmers University of Technology, SE
J. Glossner .................. Optimum Semiconductor Technologies, Inc, US
D. Guevorkian ................ Tampere University of Technology, FI
M. Hännikäinen ................ Tampere University of Technology, FI
D. Iancu ...................... Optimum Semiconductor Technologies, Inc, US
B. Juurlink ...................... TU Berlin, DE
M. Katevenis ................. University Of Crete, GR
C. Kyriacou ...................... Frederic University, CY
A. Moshovos ...................... University Of Toronto, CA
W. Najjar ....................... University Of California at Riverside, US
D. Pnevmatikatos ............. FORTH-ICS and ECE Department, Technical University of Crete, GR
K. Rudd ....................... United States Naval Academy, US
O. Silvén ....................... University of Oulu, FI
W. Sung ....................... Seoul National University, KR
J. Takala ....................... Tampere University of Technology, FI
S. Wong ....................... TU Delft, NL
R. Woods ....................... Queen’s University Belfast, UK
T. Zhang ...................... Rensselaer Polytechnic Institute, US
S. Ziavras ...................... New Jersey Institute Of Technology, US
Reviewers

Agosta, G.
Ahn, J.
Al-Khalissi, H.
Anagnostopoulos, I.
Bamakhrama, A.
Banz, C.
Beck Rutzig, M.
Bekooij, M.
Berekovic, M.
Berg, H.
Blume, H.
Blume, S.
Botteck, M.
Brandon, A.
Brandstätter, S.
Brickner, H.-P.
Cardoso, J.
Carro, L.
Castillo, S.
Chandrasekar, K.
Charan, S.
Chi, C. C.
Cholewa, F.
Corrêa, U. B.
Corvino, R.
da Silveira, J. K.
Dallou, T.
Dias, T.
Dimakopoulos, V. V.
Dimopoulos, N.
Diniz, P.
Douma, R.
Feng, M.
Fernandez, E.
Ferreira, R.
Fettweis, G.
Fischer, E.
Flatt, H.
Franke, B.
Galuzzi, C.
Gaydadjiev, G.
Glossner, J.
Goehringer, D.
Guevorkian, D.
Gupta, R.
Ha, S.
Halstead, R.
Hämäläinen, T.
Hännikäinen, M.
Hannuksela, J.
Haubelt, C.
Huebner, M.
Huemer, M.
Iancu, D.
Inseher, T.
Jääskeläinen, P.
Janhunen, J.
Jeschke, H.
Jozwiak, L.
Juurlink, B.
Katevenis, M.
Kim, S.
Kuan, L.
Kunze, S.
Kurdahi, F.
Kyriacou, C.
Lal, S.
Langemeyer, S.
Lin, C.
Lucas, J.
Lunglmayr, M.
Mahmood, A. A.
Malek, A.
Matutino, P.
McAllister, J.
Middendorf, L.
Moshvos, A.
Moussalli, R.
Nadeem, F. M.
Najjar, W.
Nazar, G. L.
Neuendorffer, S.
Passas, G.
Paya Vaya, G.
Pereira, M. M.
Pieper, C.
Pimentel, A.
Pionteck, T.
Plata, O.
Pnevmatikatos, D.
Pusukuri, K. K.
Rudd, K.
Rutzig, M. B.
Saha, S.
Salminen, E.
Schewior, G.
Schier, N.
Schmäddecke, I.
Schumacher, M.
Schuster, T.
Seedorf, R.
Sichlerbakov, I.
Shen, C.-C.
Silvano, C.
Silvén, O.
Sima, M.
Sotiriou-Xanthopoulos, E.
Soudris, D.
Sourdis, I.
Sousa, L.
Suhonen, J.
Sung, W.
Takala, J.
Thomas, G.
Tzilis, S.
von Stralen, P.
Vanne, J.
Voros, N.
Wagner, J.
Wang, Y.
Wehn, N.
Windmann, S.
Wong, S.
Woods, R.
Zebelein, C.
Zhang, T.
Ziavras, S.
Preface

The International Conference on Embedded Computer Systems: Architectures, Modelling and Simulation, is an annual gathering of academic and industrial researchers in the field of embedded computer system design. SAMOS is, in every sense of the word, a unique event. Hosted on the beautiful Mediterranean island of the same name, it provides a wonderful setting for meeting and making friends and acquaintances old and new and discussing the latest developments in applications, architectures, software, design tools and methodologies for embedded system design.

The SAMOS conference has a unique balance of formal and informal sessions. Morning technical sessions are followed in the afternoon by informal discussions and outdoor activities in the always glorious Mediterranean sunshine. This 12th edition of SAMOS sees the conference continue to focus on dissemination of research of the highest quality in a friendly atmosphere. A total of 77 papers were submitted to two tracks: Applications, Systems, Architectures, and Processors” and Modeling, Design, and Design Space Exploration”. The papers went through a rigorous review process, with each paper receiving at least three individual reviews and most papers receiving four. The Track Committees recommended a list of papers to be selected for the technical program and Program and Track Chairs finalised the decisions based on recommendations from the Track Committees. Due to time constraints in the technical program and the high quality of the submitted papers, the selection process was very competitive and many high quality papers had to be declined. The quality of submitted papers is evidenced by the acceptance rate, which for SAMOS XII stands at 40%. We are grateful to the Program Committee, reviewers and particularly the Track Chairs Hartwig Jeschke, Mihai Sima, David Guevorkian and Sankalita Saha, for their effort in organising these tracks.

Beyond the two central tracks of the conference, there are a number of other exciting aspects to SAMOS XII. This year sees three keynotes take place, from John Goodacre (ARM), Prof. Edward Lee (University of California at Berkeley) and Dr. Oskar Mencer (Maxeler Technologies). We thank these speakers along with Prof. Yale Patt for his Beachnote a lecture not to be missed. Furthermore, panel sessions are included on two of the three conference mornings and we are grateful to Prof. Yale Patt and Prof. Trevor Mudge for organising these; further three special sessions are planned: Programming Paradigms for Reconfigurable Multi-Core Embedded Systems, FPGA-based Emulation of Hardware Architectures, and Aspects Of Cyber-Physical Systems. We are grateful to Dr. Diana Göhringer, Dr. Pedro Diniz, Prof. Holger Blüme, and Prof. Ed. Deprettere for proposing and organising these sessions.

Special mention must go to the monumental effort invested by Dr. Carlo Galuzzi in preparing the conference proceedings and handling the conference website and logistics, Dr. Ioannis Sourdis for publicising the conference and the steering committee, in particular Prof. Jarmo Takala, Dr. Andy Pimentel and Prof. Georgi Gaydadjiev. In 2012, SAMOS is technically co-sponsored by the IEEE Circuits and Systems Society (CAS) and the IEEE. We are exceptionally grateful for their support. Without all these people, SAMOS would not be possible.

Finally, as we enjoy the SAMOS conference, we remember Prof. Stamatis Vassiliadis, a brilliant researcher, outstanding educator, and dear friend, who initiated the SAMOS event to allow research to be disseminated and discussed in a relaxed setting, similar to those that inspired the ancient Greek philosophers.

We hope you all have a hugely enjoyable time at SAMOS XII, and we look forward to seeing you return in future years.

John McAllister, Program Chair  
Shuvra Bhattacharyya, General Chair
# Table of Contents

## Keynotes

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>The Homogeneity of Architecture in a Heterogeneous world</td>
<td>i</td>
</tr>
<tr>
<td>John Goodacre</td>
<td></td>
</tr>
<tr>
<td>It's About Time</td>
<td>ii</td>
</tr>
<tr>
<td>Edward A. Lee</td>
<td></td>
</tr>
<tr>
<td>Maximum Performance Computing for Exascale Applications</td>
<td>iii</td>
</tr>
<tr>
<td>Oskar Mencer</td>
<td></td>
</tr>
</tbody>
</table>

## Design Space Exploration

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Just-in-Time Verification in ADL-based Processor Design</td>
<td>1</td>
</tr>
<tr>
<td>Dominik Auras, Andreas Minwegen, Uwe Deidersen, Stefan Scürmans, Gerd Ascheid, and Rainer Leupers</td>
<td></td>
</tr>
<tr>
<td>Interleaving Methods for Hybrid System-level MPSoC Design Space Exploration</td>
<td>7</td>
</tr>
<tr>
<td>Roberta Piscitelli and Andy D. Pimentel</td>
<td></td>
</tr>
<tr>
<td>A Template-based Methodology for Efficient Microprocessor and FPGA Accelerator Co-Design</td>
<td>15</td>
</tr>
<tr>
<td>Angeliki Kritikakou, Francky Catthoor, George S. Athanasiou, Vasilios Kelefouras, and Costas Goutis</td>
<td></td>
</tr>
<tr>
<td>Using OpenMP Superscalar for Parallelization of Embedded and Consumer Applications</td>
<td>23</td>
</tr>
<tr>
<td>Michael Andersch, Chi Ching Chi, and Ben Juurlink</td>
<td></td>
</tr>
</tbody>
</table>

## Embedded Simulation

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtual Prototyping for Efficient Multi-Core ECU Development of Driver Assistance Systems</td>
<td>33</td>
</tr>
<tr>
<td>Rainer Kiesel, Martin Streubühr, Christian Haubelt, Anestis Terzis, and Jürgen Teich</td>
<td></td>
</tr>
<tr>
<td>System Modeling and Multicore Simulation Using Transactions</td>
<td>41</td>
</tr>
<tr>
<td>Amine Anane, El Mostapha Aboulhamid, and Yvon Savaria</td>
<td></td>
</tr>
<tr>
<td>HNOCS: Modular Open-Source Simulator for Heterogeneous NoCs</td>
<td>51</td>
</tr>
<tr>
<td>Yaniv Ben-Itzhak, Eitan Zahavi, Israel Cidon, and Avinoam Kolodny</td>
<td></td>
</tr>
<tr>
<td>BADCO: Behavioral Application-Dependent Superscalar Core Model</td>
<td>58</td>
</tr>
<tr>
<td>Ricardo A. Velásquez, Pierre Michaud, and André Seznec</td>
<td></td>
</tr>
</tbody>
</table>
## Memory and Comms. Strategies

- An Application-Specific Network-on-Chip for Control Architectures in RF Transceivers .......................... 68
  *Siegfried Brandstätter and Mario Huemer*

- A Framework for Efficient Cache Resizing ................................................................. 76
  *Georgios Keramidas, Chrysovalantis Datsios, and Stefanos Kaxiras*

- OSR-Lite: Fast and Deadlock-Free NoC Reconfiguration Framework ................................. 86
  *Alessandro Strano, Davide Bertozzi, Francisco Triviño, José L. Sánchez, Francisco J. Alfaro, and José Fich*

- A Tightly-Coupled Multi-Core Cluster with Shared-Memory HW Accelerators ......................... 96
  *Masoud Dehyadegari, Andrea Marongiu, Mohammad Reza Kakoee, Luca Benini, Siamak Mohammadi, and Naser Yazdani*

## Domain-Specific Architectures

- Architecture-Level Fault-Tolerance for Biomedical Implants ........................................ 104
  *Robert M. Seepers, Christos Strydis, and Georgi N. Gaydadjiev*

- Reconfigurable Miniature Sensor Nodes for Condition Monitoring .................................... 113
  *Teemu Nyländen, Jani Boutellier, Karri Nikunen, Jari Hannuksela, and Olli Silven*

- Counting Stream Registers: An Efficient and Effective Snoop Filter Architecture ............... 120
  *Aanjhan Ranganathan, Ali Galip Bayrak, Theo Kluter, Philip Brisk, Edoardo Charbon, and Paolo Ienne*

## Dataflow Application Synthesis

- Design Space Exploration in Application-Specific Hardware Synthesis for Multiple Communicating Nested Loops ........................................................ 128
  *Rosilde Corvino, Abdoulaye Gamatié, Marc Geilen, and Lech Jóźwiak*

- Automatic FPGA Synthesis of Memory Intensive C-based Kernels .................................. 136
  *Matthew Milford and John McAllister*

- Throughput Driven Transformations of Synchronous Data Flows for Mapping to Heterogeneous MPSoCs .......................... 144
  *Anastasia Stulova, Rainer Leupers, and Gerd Ascheid*

## Dataflow Analysis

- K-Periodic Schedules for Evaluating the Maximum Throughput of a Synchronous Dataflow Graph .... 152
  *Bruno Bodin, Alix Munier-Kordon, and Benoît Dupont de Dinechin*

- Memory Bounds for the Distributed Execution of a Hierarchical Synchronous Data-Flow Graph .......... 160
  *Karol Desnos, Maxime Pelcat, Jean-François Nezan, and Slaheddine Aridhi*

- Out-Of-Order Execution of Synchronous Data-Flow Networks ....................................... 168
  *Daniel Baudisch, Jens Brandt, and Klaus Schneider*
Embedded Processor Design

An Efficient Asymmetric Distributed Lock for Embedded Multiprocessor Systems ........................................... 176
  Jochem H. Rutgers, Marco J.G. Bekooij, and Gerard J.M. Smit

Simultaneous Reconfiguration of Issue-width and Instruction Cache for a VLIW Processor ............................ 183
  Fakhar Anjam, Stephan Wong, Luigi Carro, Gabriel L. Nazar, and Mateus B. Rutzig

Energy Efficient Stream-based Configurable Architecture for Embedded Platforms .................................... 193
  Frederico Pratas, Pedro Tomás, Pedro Trancoso, and Leonel Sousa

ESL Tools and Methods

TaBit: a Framework for Task Graph to Bitstream Generation ................................................................. 201
  Alessandra Bonetto, Andrea Cazzaniga, Gianluca C. Durelli, Christian Pilato, Donatella Sciuto, and
  Marco D. Santambrogio

System-on-Chip deployment with MCAPI abstraction and IP-XACT metadata ............................................. 209
  Lauri Matilainen, Lasse Lehtonen, Joni-Matti Määttä, Erno Salminen, and Timo D. Hämäläinen

Efficient System Design using the Statistical Analysis of Architectural Bottlenecks Methodology .......... 217
  Manish Arora, Feng Wang, Bob Rychlik, and Dean M. Tullsen

SPECIAL SESSION 1: Programming Paradigms for Reconfigurable Multi-Core Embedded Systems

Introduction to the Special Session on: Programming Paradigms for Reconfigurable Multi-Core
Embedded Systems ................................................................................................................................................. 227
  Diana Göhringer and Pedro Diniz

Towards Future Adaptive Multiprocessor Systems-On-Chip: an Innovative Approach for Flexible
Architectures ....................................................................................................................................................... 228
  Fabrice Lemonnier, Philippe Millet, Gabriel Marchesan Almeida, Michael Hübner, Jürgen Becker,
  Sébastien Pillement, Olivier Sentieys, Martijn Koedam, Shubhendu Sinha, Kees Goossens, Christian
  Piquet, Marc-Nicolas Morgan, and Romain Lemaire

Adaptive Reinforcement Learning Method for Networks-on-Chip ............................................................ 236
  Fahimeh Farahnakian, Masoumeh Ebrahim, Masoud Daneshtalab, Juha Plosila, and Pasi Liljeberg

Adaptive Processor Architecture ....................................................................................................................... 244
  Michael Huebner, Diana Göhringer, Carsten Tadowky, Joerg Henkel, and Jürgen Becker

Adaptive dynamic memory allocators by estimating application workloads .............................................. 252
  Ioannis Koutras, Alexandros Bartzas, and Dimitrios Soudris

Hardware/Software Specialization Through Aspects: The LARA Approach ........................................... 260
  João M. P. Cardoso, Tiago Carvalho, João Teixeira, Pedro Diniz, Fernando Gonçalves, and Zlatko Petrov

From Scilab to Multicore Embedded Systems: Algorithms and Methodologies ......................................... 268
  George Goulas, Panayiotis Alefragis, Nikolaos S. Voros, Christos Valouxis, Christos Gogos, Nikolaos
  Kavvadas, Grigoris Dimitroulakos, Kostas Maselos, Diana Göhringer, Steven Derrien, Daniel
  Ménard, Olivier Sentieys, Michael Huebner, Timo Stripf, Oliver Oey, Jürgen Becker, Gerard
  Rauwerda, Kim Sunesen, Dimitrios Kritharidis, and Nikolaos Mitas
SPECIAL SESSION 2: FPGA-based Emulation of Hardware Architectures

Introduction to the Special Session on: FPGA-based Emulation of Hardware Architectures

Holger Blume

BEE technology overview

Joseph Rothman and Chen Chang

An FPGA-Accelerated Testbed for Hardware Component Development in MIMO Wireless Communication Systems

Filippo Borlenghi, Dominik Auras, Ernst Martin Witte, Torsten Kempf, Gerd Ascheid, Rainer Leupers, and Heinrich Meyer

An FPGA-based Prototyping Method for Verification, Characterization and Optimization of LDPC Error Correction Systems

Panagiotis Sakellariou, Ioannis Tsatsaragkos, Nikolaos Kanistras, Ahmed Mahdi, and Vassilis Paliouras

A Quantitative Analysis of Fixed-Point LDPC-Decoder Implementations using Hardware-Accelerated HDL Emulations

Matthias Korb and Tobias G. Noll

An FPGA-based Probability-aware Fault Simulator

David May and Walter Stechele

Combining on-hardware prototyping and high-level simulation for DSE of multi-ASIP systems

Paolo Meloni, Sebastiano Pomata, Luigi Raffo, Roberta Piscitelli, and Andy D. Pimentel

SPECIAL SESSION 3: Aspects Of Cyber-Physical Systems

Introduction to the Special Session on: Aspects Of Cyber-Physical Systems

Ed Deprettere

Rigorous Design of Cyber-physical Systems

Joseph Sifakis

Predictable Dynamic Embedded Data Processing

Marc Geilen, Sander Stuijk, and Twan Basten

Efficient Computing in Cyber-Physical Systems

Peter Marwedel and Michael Engel

Is Time Predictability Quantifiable?

Martin Schoeberl

Model-Driven Robot-Software Design using integrated Models and Co-Simulation

Jan F. Broenink and Yunyun Ni

Multicore Enablement for Cyber Physical Systems

Andreas Herkersdorf

Challenges in Automotive Cyber-physical Systems Design

Dip Goswami, Reinhard Schneider, Alejandro Masrar, Martin Lukasiewycz, Samarjit Chakraborty, Harald Voit, and Anuradha Annaswamy

A Co-simulation Approach for System-Level Analysis of Embedded Control Systems

Michael Glaß, Jürgen Teich, and Liyuan Zhang
Instrumentation Techniques for CyberPhysical Systems Using the Targeted Dataflow Interchange Format

Shuvra S. Bhattacharyya

Efficient Hardware Implementation of Data-Flow Parallel Embedded Systems

Patrice Quinton, Anne-Marie Chana, and Steven Derrien

Author Index

372