Accelerating High-Level Engineering Computations by Automatic Compilation of Geometric Algebra to Hardware Accelerators

Jens Huthmann*, Peter Müller*, Florian Stock*, Dietmar Hildenbrand†, and Andreas Koch*

* Embedded Systems and Applications Group
Technische Universität Darmstadt, Germany
Email: {huthmann|mueller|stock|koch}@esa.cs.tu-darmstadt.de

† Computer Science Department
Technische Universität Darmstadt, Germany
Email: dhilden@gris.informatik.tu-darmstadt

Abstract—Geometric Algebra (GA), a generalization of quaternions, is a very powerful form for intuitively expressing and manipulating complex geometric relationships common to engineering problems. The actual evaluation of GA expressions, though, is extremely compute intensive due to the high-dimensionality of data being processed. On standard desktop CPUs, GA evaluations take considerably longer than conventional mathematical formulations. GPUs do offer sufficient throughput to make the use of concise GA formulations practical, but require power far exceeding the budgets for most embedded applications. While the suitability of low-power reconfigurable accelerators for evaluating specific GA computations has already been demonstrated, these often required a significant manual design effort. We present a proof-of-concept compile flow combining symbolic and hardware optimization techniques to automatically generate accelerators from the abstract GA descriptions without user intervention that are suitable for high-performance embedded computing.

I. INTRODUCTION

A. Compiling for Reconfigurable Computing

Reconfigurable computers have successfully been used to accelerate a wide spectrum of high-performance embedded applications, while requiring a power budget far below that of Graphics Processing Units (GPUs) with comparable throughput. However, the use of reconfigurable technology often required significant manual implementation effort and knowledge not only of the application, but also of digital design and computer architecture.

As in ASICs, the productivity gap between the HDLs traditionally used for digital design and the ever-increasing FPGA capacities has widened. On one side, this has been addressed by growing the synthesizable subsets of HDLs. Today, some tools can already synthesize variable operand multiplication and division into hardware and infer various kinds of memories directly from the HDL code. On the other side, many attempts have been made to compile from higher-level software programming languages (HLL) into hardware, e.g. [1]–[4].

Despite the progress in that area, translating HLLs into hardware is complex. In many cases, only a limited subset of language constructs can be translated. Restrictions often exist with regard to control flow, data types, and pointer handling. All language features, that software developers expect to be available. Their lack again complicates the use of hardware acceleration by non-experts.

A different approach to compiling to hardware lies in using more abstract domain-specific languages instead of generic HLLs as input. They often pose less difficulty for automatic compilation since, e.g., difficult-to-translate constructs pointers or irregular control flow are not part of the language at all. This has already been done successfully for signal processing applications from MATLAB and Simulink ([5], [6]). Our work also takes this route of compiling from Geometric Algebra, a powerful domain specific language much better suited to hardware mapping than a full HLL.

B. Geometric Algebra

The input language for our compiler are expressions formulated in Geometric Algebra (GA). GA is a very powerful mathematical framework for intuitively expressing and manipulating the complex geometric relationships common to engineering problems. In many cases, GA descriptions require only a fraction of the space of that conventional formulations (e.g., half page instead of dozens of pages).

GA generalizes projective geometry, imaginary numbers, and quaternions to provide a powerful and flexible mathematical framework. It describes the manipulation of multivectors, which are linear combinations of simple vectors (called blades in this context). In addition to standard operators such as addition and subtraction, GA also encompasses special operators such as geometric product, inner product, outer product, inverse and division, dual and reverse operators (see [7] for an introduction).

The current form of GA has its roots in work by Grassmann [8] and Clifford [9] from the 19th century. However, its usefulness and wide practical applicability has only recently been discovered. Initially, it became popular in physics to
concisely express complex geometrical relationships [10]–[12].

With the invention of conformal geometric algebra [13] by David Hestenes, this has also been extended to engineering applications such as robotics, computer graphics and computer vision. In conformal geometric algebras, high-level geometric objects such as points, lines, planes and spheres, as well as operations on them (e.g., intersection) can all be concisely expressed using GA operators.

However, due to the significant computation effort necessary to evaluate the multi-dimensional GA expressions, practical adoption has only been limited so far. While modern GPUs do have sufficient compute capacity [14], their long latencies (40 μs for a single computation) and high power requirements (170 W+) make them infeasible for many embedded control scenarios. Most FPGA-based reconfigurable computers do not quite reach the throughput of GPUs, but achieve much shorter latencies (for this example, 2 μs) and a much reduced power draw (here just 7 W). This will be discussed in greater detail in Sec. IV.

II. RELATED WORK

A. Tools

A number of pure software tools exists for working with GA expressions. Some of these, specifically CLUCalc, CLIFFORD, and Gaalop also play a role in our hardware compile flow.

CLUCalc is a software program [7] for developing GA algorithms in CLUCalc-script, a domain specific language. It considerably simplifies development by its ability to graphically visualize the geometric interpretation of GA descriptions in real-time, also extending to accepting user input as geometric data.

CLIFFORD [15] is a library adding GA operations to the symbolic computer algebra system Maple. Now, GA expressions can also be evaluated and simplified (in contrast to CLUCalc, which performs only numerical evaluation). CLIFFORD is limited to multivectors with at most nine dimensions, however, this is sufficient for many practical applications.

Gaalop (Geometric Algebra Algorithms Optimizer) [16] is a plugin-based source-to-source compiler framework. It reads CLUCalc-script programs into a flexible intermediate representation which can then be optimized. Output code can be generated C, \LaTeX, dot-graphs or CLUCalc-script (to visualize and verify the output). Gaalop internally uses Maple and CLIFFORD for symbolic transformations. We use it as the base for our hardware compiler.

Gaigen [17], [18] has a similar aim as Gaalop and reaches similar performance when compiling the GA models into C code. However, it requires additional specifications to the GA description (such as identifying zero-coefficient blades). Furthermore, Gaigen is restricted to a C++ code generator.

The main contribution of this work is the extension of Gaalop with numerous hardware-specific optimizations and a code generator for Verilog HDL, thus allowing the compilation of GA models into dedicated hardware accelerators.

B. Hardware Accelerators

With the high computing requirements for actually evaluating a GA model, much effort has been expended on special-purpose processor architectures.

One of the first attempts [19] tried to structurally map GA operators embedded in Prolog descriptions to corresponding hardware units. However, the paper is rather vague and does not give benchmark results for non-trivial examples.

The approach in [20] concentrates on accelerating just the geometric product, using an FPGA-based co-processor running at a clock speed of 20 MHz and attached to the PCI bus of the host computer. It operated on 24b integers and was able to process up to eight-dimensional multi-vectors. Since it operated strictly sequentially (no pipelining was used), lower dimensional multi-vectors could be processed quicker. Performance-wise, [20] claims a speed-up of 1.5x over a software implementation in terms of clock cycles. When actually considering the clock frequencies of the GA-accelerator and CPU, though, the CPU is roughly 50x faster in terms of wall-clock time.

CliffoSor [21] attempts to accelerate more GA operations than the geometric product (e.g., outer product, contraction, etc.). It is restricted to four-dimensional multi-vectors, but does execute the computations in parallel for each component of a multi-vector. Intermediate calculations are performed on 16b integers, with 32b final results. CliffoSor was realized on an FPGA with 50 MHz clock speed, but suffers from large communication overheads with the host machine (49 of the 56 cycles for a geometric product are spent on data transfers). Again, an acceleration over a conventional CPU was demonstrated only on a per-cycle basis. In terms of wall-clock time, the CPU is 9x faster.

[22] is the first co-processor operating on floating-point data. It consists a basic IEEE-754 double precision floating-point unit (FPU) supported by smaller utility units, all executing separate micro-programs for each GA operation. While the FPU itself is pipelined, the micro-programs execute sequentially for each coefficient of the two-dimensional multi-vectors supported. This attempt was actually realized as an ASIC, reaching a clock-speed of 130 MHz. The author’s claim a wall-clock speed-up of 3x over software [23], but give no details on the CPU used for benchmarking.

S-CliffoSor is another attempt at a general GA co-processor [24] from the same team as CliffoSor. It replaced the GA-operator specific compute units of the latter with so-called slices able to execute all GA operators for four-dimensional multivectors, processing 32b integer coefficients. Each slice has an ALU and uses sequential micro-programs to realize the GA operators, pipelining is not performed. The authors argue that multiple slices could be instantiated to achieve greater parallelism, but appear not to have implemented this: The claimed cycle-based speed-up on a 45 MHz FPGA implementation of 3x…4x over a 2 GHz CPU is in reality a wall-clock slowdown of 9x…12x.

The main reason for the poor performance of these prior attempts appears to be the fixation on programmable processor...
architectures, even when targeting reconfigurable logic.

As an alternative, [14] evaluates the performance of a fully spatial FPGA realization of a complex inverse kinematics algorithm expressed in GA (see Sec. II-C). The 175 MHz FPGA implementation has a throughput of one result per clock cycle and achieves a wall-clock speed-up of 7x over a very carefully tuned (vector instructions, multi-threaded) C implementation running on a 2.4 GHz quad-core CPU. This success was the main motivation of our work on automatically generating such high-performance compute units.

C. Benchmark Application

As an example for a typical engineering application, we will examine the performance of our proof-of-concept compiler using an inverse kinematic computation expressed in GA: Given a target point and a kinematic chain (e.g., shoulder, upper arm, elbow, forearm, wrist, hand), the algorithm computes the angles of all joints so the target point can be reached.

Such computations occur in practice, e.g., in robotics, or in computer animation (e.g., of human models). In the latter case, the computation speed is actually relevant (in the first, mechanical limits set an upper bound on speed). This specific inverse kinematics algorithm is used in a virtual reality (VR) application [18]. As shown in [25], a formulation in five-dimensional conformal GA was 3x faster in software and much more concise (a page of formulas instead of many pages) than an algorithm using conventional math.

While this specific algorithm would only be used in very specialized embedded systems (e.g., on-board VR/AR visualization systems in vehicles), it is representative both for the expressive power of GA as well as the corresponding computational requirements.

As shown in Fig. 1, Gaalop reads a description for five-dimensional conformal GA algorithms as developed in CLUCalc. The CLUCalc-script is parsed into an intermediate representation (IR), specifically a control flow graph (CFG) of basic blocks holding the actual GA expression. Each of the blocks is stored as a data flow graph (DFG). The DFG represents the linear combinations of five blades. Each blade itself is represented as the outer product of five basis vectors ($e_0, ..., e_3, e_∞$, listed in Tab. I), with the grade of the blade being the number of different basis vectors combined. At this stage, the multi-vectors in the DFG may be fed to high-level GA operators. Note that using a CFG in the IR is a forward-looking decision, since CLUCalc-script itself currently does not support control constructs.

From Tab. I, it can be seen that the largest multi-vectors linearly combine at most 32 independent blades. For efficient compilation to a language without GA operators (e.g., C or fully spatial hardware), both the multi-vectors as well as the GA operators combining them have to be translated into those underlying primitive scalar representations and computations.

As an example for a typical engineering application, we will examine the performance of our proof-of-concept compiler using an inverse kinematic computation expressed in GA: Given a target point and a kinematic chain (e.g., shoulder, upper arm, elbow, forearm, wrist, hand), the algorithm computes the angles of all joints so the target point can be reached.

Such computations occur in practice, e.g., in robotics, or in computer animation (e.g., of human models). In the latter case, the computation speed is actually relevant (in the first, mechanical limits set an upper bound on speed). This specific inverse kinematics algorithm is used in a virtual reality (VR) application [18]. As shown in [25], a formulation in five-dimensional conformal GA was 3x faster in software and much more concise (a page of formulas instead of many pages) than an algorithm using conventional math.

While this specific algorithm would only be used in very specialized embedded systems (e.g., on-board VR/AR visualization systems in vehicles), it is representative both for the expressive power of GA as well as the corresponding computational requirements.

This inverse kinematics algorithm makes for a very interesting benchmark, since we have manually created highly optimized versions for FPGA, GPU and multi-core CPU targets [14], [26]. Each implementation has been carefully hand-tuned for each platform (including, e.g., optimal bit width determination of FPGA operators and multi-threading for the GPU and CPU targets). We can thus judge the performance of the GA-to-hardware compiler using the manual design as a reference.

III. EXTENDING GAALOP

We extend the Gaalop compiler framework with a new back-end to translate its intermediate representation into high-performance pipelined hardware datapaths. In this section, we will give an overview over the entire compile flow.

A. Gaalop Introduction

While CLUCalc is a very productive environment for the interactive development and debugging of GA algorithms, it does not allow the export of the completed models for execution outside of the tool. Gaalop aims to close this gap and export GA models into a variety of external formats (both executable and graphical).
TABLE I
The 32 blades of 5D conformal GA in Gaalop.

<table>
<thead>
<tr>
<th>index</th>
<th>blade</th>
<th>grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>e1</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>e2</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>e3</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>e∞</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>e0</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>e1 &amp; e2</td>
<td>2</td>
</tr>
<tr>
<td>8</td>
<td>e1 &amp; e3</td>
<td>2</td>
</tr>
<tr>
<td>9</td>
<td>e1 &amp; e∞</td>
<td>2</td>
</tr>
<tr>
<td>10</td>
<td>e1 &amp; e0</td>
<td>2</td>
</tr>
<tr>
<td>11</td>
<td>e2 &amp; e3</td>
<td>2</td>
</tr>
<tr>
<td>12</td>
<td>e2 &amp; e∞</td>
<td>2</td>
</tr>
<tr>
<td>13</td>
<td>e2 &amp; e0</td>
<td>2</td>
</tr>
<tr>
<td>14</td>
<td>e3 &amp; e∞</td>
<td>2</td>
</tr>
<tr>
<td>15</td>
<td>e3 &amp; e0</td>
<td>2</td>
</tr>
<tr>
<td>16</td>
<td>e∞ &amp; e0</td>
<td>2</td>
</tr>
<tr>
<td>17</td>
<td>e1 &amp; e2 &amp; e3</td>
<td>3</td>
</tr>
<tr>
<td>18</td>
<td>e1 &amp; e2 &amp; e∞</td>
<td>3</td>
</tr>
<tr>
<td>19</td>
<td>e1 &amp; e2 &amp; e0</td>
<td>3</td>
</tr>
<tr>
<td>20</td>
<td>e1 &amp; e3 &amp; e∞</td>
<td>3</td>
</tr>
<tr>
<td>21</td>
<td>e1 &amp; e3 &amp; e0</td>
<td>3</td>
</tr>
<tr>
<td>22</td>
<td>e1 &amp; e∞ &amp; e0</td>
<td>3</td>
</tr>
<tr>
<td>23</td>
<td>e2 &amp; e3 &amp; e∞</td>
<td>3</td>
</tr>
<tr>
<td>24</td>
<td>e2 &amp; e3 &amp; e0</td>
<td>3</td>
</tr>
<tr>
<td>25</td>
<td>e2 &amp; e∞ &amp; e0</td>
<td>3</td>
</tr>
<tr>
<td>26</td>
<td>e3 &amp; e∞ &amp; e0</td>
<td>3</td>
</tr>
<tr>
<td>27</td>
<td>e1 &amp; e2 &amp; e3 &amp; e∞</td>
<td>4</td>
</tr>
<tr>
<td>28</td>
<td>e1 &amp; e2 &amp; e3 &amp; e0</td>
<td>4</td>
</tr>
<tr>
<td>29</td>
<td>e1 &amp; e2 &amp; e∞ &amp; e0</td>
<td>4</td>
</tr>
<tr>
<td>30</td>
<td>e1 &amp; e3 &amp; e∞ &amp; e0</td>
<td>4</td>
</tr>
<tr>
<td>31</td>
<td>e2 &amp; e3 &amp; e∞ &amp; e0</td>
<td>4</td>
</tr>
<tr>
<td>32</td>
<td>e1 &amp; e2 &amp; e3 &amp; e∞ &amp; e0</td>
<td>5</td>
</tr>
</tbody>
</table>

flow from the lowered DFG to efficient hardware.

B. IR for Hardware Generation

After performing several standard optimization techniques, i.e. constant folding and common subexpression elimination, the Gaalop-DFG is translated into an expanded form better suited to hardware generation. While also a DFG (now holding only primitive operations acting on scalar data), it also carries additional attributes such as data types (floating or fixed-point), format (bit-widths of integer and fractional parts of fixed-point representations), latencies and scheduling cycles.

C. Word Length Optimization

The area and speed of fully spatial compute units can be improved significantly by matching the width of the hardware operators to the data types processed at this point in the calculation. This optimization must be assisted by the developer by specifying the value ranges and precisions of input and output data.

Word length optimization is performed by forward and backward propagation of the desired value ranges and precision. In the forward phase, the incoming value ranges (integer and fractional parts) determine the required width of the operator and its result. In the backward phase, unnecessarily precise (and thus too wide) operators can be narrowed and this truncation also propagated back toward the operator inputs.

DefVarsN3();
// Generic example:
// inputs: two points (x1, x2, x3), (p1, p2, p3)
// two diameters d1, d2
// two spheres are intersected, and the
// resulting circle is intersected with a plane
// the end result is a pair of points Pp
Pp := x1*e1 + x2*e2 + x3*e3;
s1 := Pp - 0.5*d2*d2*einf;
s2 := e0 - 0.5*d1*d1*einf;
Ze := s1*s2;

Plane := p1*e1 + p2*e2 + p3*e3;
?Pp = Ze ~ Plane;

(a)  
(b)  
(c)  
(d)  

Fig. 2. Converting a geometric algebra expression into primitive scalar operations. (a) GA computation in CLUCaLic-script. (b) GA expressions as given to Maple. (c) CliffordLib results in GA, containing only primitive scalar operations. (d) Dataflow graph used for hardware generation. For brevity, we just show the computation of blade 23 of the result Pp.
For addition, subtraction, and multiplication the forward propagation is quite simple. However, division or functions such as square root, sine or cosine have more complex behavior. In this proof-of-concept implementation, we currently assume a default value (32b, with 16b fraction) for these functions, but this will be refined in future work. Similarly, we can set a global limit on the width of intermediate values. Note that the operators themselves are not affected by this and compute at the full required precision. Only the result is then clipped to the global limit.

In addition to these established techniques, we can also do word-width optimization based on the original higher-level Gaafoq DFG-representation containing GA operators. For the proof-of-concept compiler, e.g., we recognize the normalization of vectors at the GA level, and restrict the output value range of the corresponding scalar operator to $[-1,\ldots,1]$.

Good examples for operators that profit from backward propagation are inverse trigonometric functions (which will restrict the input value range to $[-1,\ldots,1]$), or the square root (which limit the input value to be positive). If we cannot determine a narrow value range for an operator analytically, we then perform an automatic Monte-Carlo-Simulation of the entire datapath to achieve a better fit. This Monte-Carlo-Simulation runs in parallel using both floating-point and fixed-point formats to also perform error estimation for all operator nodes.

While we can also directly generate datapaths using single or double-precision floating-point operators, this is currently not practical: The proof-of-concept compiler presented here aims for a fully spatial implementation (no operator sharing, but higher throughput). Even very simple GA algorithms will quickly lead to hardware exceeding the capacities of even the largest FPGAs. Area optimization of floating-point computations will be one topic for future research (see Sec. V).

D. Scheduling and Balancing

After word-length optimization, the latency of the hardware operations can be determined and the computation actually scheduled. Since we aim for fully spatial operation without operator sharing, we use a simple greedy ASAP (as-soon-as-possible) approach: An operation $op_i$ with latency $l_i$ is scheduled at time $t_i = \max_{op_j \in \text{Predecessor}(op_i)} \{t_j + l_j\}$, i.e., it is scheduled after the latest predecessor operation has finished its computation.

For maximum pipeline throughput of one result per clock cycle, we then need to balance converging paths with unequal latencies by inserting registers. Also, all paths from all inputs to all outputs need to be brought to equal latency.

Fig. 3 shows the balancing algorithm. The successors $j$ of the current node $i$ in the DFG are sorted by their latency distance. The latter is defined as $\text{dist}(op_i, op_j) := t_j - t_i - l_j$, with $op_j \in \text{Predecessor}(op_i)$, $t$ being the scheduled start cycles, and $l$ the latency in cycles. If the minimal and maximal distances are different, a register node is inserted in all paths from the current node that are longer than the shortest path. The register node itself is scheduled at cycle $t_i + D_{\text{first}}$. The algorithm is then restarted on the new register node. The result is a data path with balanced path lengths.

E. Hardware Generation

Since the data path is a fully spatial, perfectly balanced pipeline, no additional control logic is required beyond markers indicating if and when results are available in the output (a simple shift register).

We support chaining of some computations within the same clock cycle. At the moment, these are constant shifts, sign/bitwidth extension and bit-select operations that reduce to simple wires.

If the sinks of an operator are scheduled one or more cycles later, the source operator is fitted with a shift register to delay results over that time. Note that the balancing algorithm in Fig. 3 ensured that all sinks (possibly NOP nodes inserted for that very purpose) have the same latency distance from the source operator. Thus, many paths can share the balancing shift register.

Dedicated input registers accept input values for the computation, either as slave-writes from the CPU, or via a streaming mechanism directly from memory. Output registers can also be read from the CPU or streamed back into memory.

The operators themselves are implemented using the flexible module library Modlib [27]. Internally, it expresses simple operators (e.g., addition, etc.) as synthesizable Verilog HDL operators. More complex operators (e.g., multiplication, division, square root, trigonometric functions) are realized internally using the Xilinx CoreGen module generators, using pipelined implementations with maximum throughput. The operators are generated on-the-fly for the specific bit-widths and data types required, caching generated modules for re-use if an operator with the same characteristics occurs again.

IV. Evaluation and Results

As described in Sec. II-C, we use an inverse kinematics application to evaluate the compiler prototype. Specifically, we compare the compiler-generated hardware with an implementation very carefully manually optimized by two experienced designers. In both cases, we target the Xilinx Virtex 5 devices.
TABLE II

<table>
<thead>
<tr>
<th></th>
<th>manual</th>
<th>compiler</th>
</tr>
</thead>
<tbody>
<tr>
<td># operations</td>
<td>140</td>
<td>258</td>
</tr>
<tr>
<td>resources # FFs</td>
<td>49938</td>
<td>71173</td>
</tr>
<tr>
<td>resources # LUTs</td>
<td>34912</td>
<td>72664</td>
</tr>
<tr>
<td>resources # DSPs</td>
<td>74</td>
<td>817</td>
</tr>
<tr>
<td>pipeline length</td>
<td>365</td>
<td>447</td>
</tr>
<tr>
<td>max. frequency [MHz]</td>
<td>170</td>
<td>180</td>
</tr>
<tr>
<td>throughput [10^6 eval/s]</td>
<td>170</td>
<td>180</td>
</tr>
<tr>
<td>latency [µs]</td>
<td>2.147</td>
<td>2.483</td>
</tr>
<tr>
<td>speed-up to CPU</td>
<td>6.9x</td>
<td>7.3x</td>
</tr>
<tr>
<td>average word-length [bits]</td>
<td>38</td>
<td>45</td>
</tr>
<tr>
<td>average fraction-length [bits]</td>
<td>23</td>
<td>41</td>
</tr>
<tr>
<td>implementation time [h]</td>
<td>80</td>
<td>&lt;&lt; 1</td>
</tr>
</tbody>
</table>

using Synplify Premier for synthesis and Xilinx ISE for mapping.

For a fair comparison of the different platforms, our performance numbers assume that the input and output data is fetched from/stored to memory local to the computing device: The CPU has the data in its node-local memory accessed via FSB, the FPGA uses directly attached DRAM, and the GPU processes data in its on-board device memory.

Tab. II compares the area requirements and the performance for both solutions. Obviously, the compiler-generated datapath requires significantly more space than the manually optimized one, specifically a high number of DSP blocks. But with its deeper pipeline, it can be mapped to a Virtex 5 SX 240T device with a slightly higher clock frequency than the manual design.

It is clear that our future work needs to concentrate on area optimization. The human designers exploited a number of high-level algebraic simplifications that are not yet performed automatically using the Maple computer algebra system in the Gaalop flow. This also affects the fixed-point conversion: The manually optimized design contains significantly fewer operators that are infeasible for analytical value range determination. Instead, the compiler has to rely on the Monte-Carlo-Pass to tighten the constraints. That approach, however, suffers from the nature of the Monte-Carlo test data generation: Since we aimed for a general-purpose solution, we generate streams of completely random input vectors. Not all of these will actually be valid inputs for this specific problem (e.g., a kinematic chain anchored at the origin can obviously not reach the origin and other points very close to it). Thus, we have to extend operator value ranges to handle values that will actually never appear in practice, leading to wider operators. This explains that the average word-length in the compiler-generated design is 1.2x larger than the one in the manual design.

Performance-wise, though, the compiler-generated design performs quite satisfactorily: It slightly exceeds the throughput of the manual design (measured as million function evaluations per second) and has similar latency. It is still significantly better in terms of throughput than a four-threaded software implementation running on a 2.4 GHz Intel Core 2 Quad Q6600 CPU (which would draw 4.6x the power of the FPGA), yielding a real wall-clock speed-up compared to most of the prior approaches outlined in Sec. II. While a GPU under optimum conditions could be even faster (1366M evaluations/s), it also incurs a latency of more that 40 µs on an NVidia GTX 280 card, which also would draw more than 24x the power of the FPGA. [14] gives greater details on these alternate implementations.

Apart from the area and performance issues, however, an automatic tool must be rated by its effect on designer productivity. This is the area where even the proof-of-concept compiler shines: The manual implementation required a total of approx. 80 h of determined effort by two experienced designers, familiar with both digital design/computer architecture as well as the maths underlying GA (which they exploited for the operator-reducing high-level simplifications). The compiler itself takes less than a minute to execute, with the bulk of the total implementation time taken by the Xilinx ISE mapping tools. Now, a domain expert proficient in GA can use a familiar notation to describe an algorithm, with no hardware design knowledge required.

V. CONCLUSION AND FUTURE WORK

Even in its proof-of-concept stage, the compiler generates compute pipelines for the GA descriptions with a throughput significantly higher than the carefully tuned software version on a quad-core CPU.

The compiled compute pipeline does not yet reach the performance of the manual reference implementation, but was created in a fraction of the design time (minutes vs. days). Gaalop can already be used to quickly perform experiments with other GA algorithms, something simply not possible if a manual hardware design would be required for each problem.

Ongoing research also tackles going from the fully spatial design presented here to one with a flexible degree of operator sharing. This not only will allow the implementation of even more complex GA applications without using excessive amounts of reconfigurable area, but also the use of smaller reconfigurable devices for less extreme application performance requirements.

The compiler does not yet perform all of the optimizations that were undertaken for the manual design. Specifically, tree height-reduction would have been advantageous. Also, when extending CCUCalculate-script with control flow constructs, our very simple word-length optimization has to be replaced with a more precise algorithm, e.g., [28] or [29]. All of these classical techniques will need to be extended to exploit the underlying structure of the high-level GA operators to achieve even tighter word-length fittings. These issues are also the subject of current research in our group.

REFERENCES


