SAMOS 2001
WARNING: This section contains links to pdf files. The Adobe Acrobat Reader©, which can open these .pdf files, is available for different operative systems. To read an Acrobat file, you first download the version of Adobe Acrobat that matches your operating system. If you do not have a copy, you can download a free version for Macintosh or Windows here. If you need other versions, check out the Adobe site to find them.

Table of Contents SAMOS Workshop 2008

Stamatis Vassiliadis, Mladen Berekovic and Timo D. Hämäläinen Eds.
Lecture Notes in Computer Science
Volume 4599, 2007, DOI: 10.1007/978-3-540-73625-7

Front matter Author Index Search

 

Beachnote

 

 

 

Can They Be Fixed: Some Thoughts After 40 Years in the Business

PAGE

1

2008-WS-01

Yale Patt

Architecture

 

 

 

On the Benefit of Caching Traffic Flow Data in the Link Buffer

PAGES

2--11

 

Konstantin Septinus, Christian Grimm, Vladislav Rumyantsev, Peter Pirsch

Energy-Efficient Simultaneous Thread Fetch from Different Cache Levels in a Soft Real-Time SMT Processor

PAGES

12--22

 

Emre Özer, Ronald G. Dreslinski, Trevor Mudge, Stuart Biles, Krisztián Flautner

Impact of Software Bypassing on Instruction Level Parallelism and Register File Traffic

PAGES

23--32

 

Vladimír Guzma, Pekka Jääskeläinen, Pertti Kellomäki, Jarmo Takala

Scalable Architecture for Prefix Preserving Anonymization of IP Addresses

PAGES

33--42

 

Anthony Blake, Richard Nelson

New Frontiers

 

 

 

Arithmetic Design on Quantum-Dot Cellular Automata Nanotechnology

PAGES

43--52

 

Ismo Hänninen, Jarmo Takala

Preliminary Analysis of the Cell BE Processor Limitations for Sequence Alignment Applications

PAGES

53--64

 

Sebastian Isaza, Friman Sánchez, Georgi N. Gaydadjiev, Alex Ramirez, Mateo Valero

802.15.3 Transmitter: A Fast Design Cycle Using OFDM Framework in Bluespec

PAGES

65--74

 

Teemu Pitkänen, Vesa-Matti Hartikainen, Nirav Dave, Gopal Raghavan

SoC

 

 

 

A Real-Time Programming Model for Heterogeneous MPSoCs

PAGES

75--84

 

Torsten Limberg, Bastian Ristau, Gerhard Fettweis

A Multi-objective and Hierarchical Exploration Tool for SoC Performance Estimation

PAGES

85--95

 

Alexis Vander Biest, Alienor Richard, Dragomir Milojevic, Frederic Robert

A Novel Non-exclusive Dual-Mode Architecture for MPSoCs-Oriented Network on Chip Designs

PAGES

96--105

 

Francesca Palumbo, Simone Secchi, Danilo Pani, Luigi Raffo

Energy and Performance Evaluation of an FPGA-Based SoC Platform with AES and PRESENT Coprocessors

PAGES

106--115

 

Xu Guo, Zhimin Chen, Patrick Schaumont

Application Specific

 

 

 

Area Reliability Trade-Off in Improved Reed Muller Coding

PAGES

116--125

 

Costas Argyrides, Stephania Loizidou, Dhiraj K. Pradhan

Efficient Reed-Solomon Iterative Decoder Using Galois Field Instruction Set

PAGES

126--135

 

Daniel Iancu, Mayan Moudgill, John Glossner, Jarmo Takala

ASIP-eFPGA Architecture for Multioperable GNSS Receivers

PAGES

136--145

 

Thorsten von Sydow, Holger Blume, Götz Kappen, Tobias G. Noll

Special Session: System Level Design for Heterogeneous Systems

 

 

 

Introduction to System Level Design for Heterogeneous Systems

PAGE

146

 

John McAllister

Streaming Systems in FPGAs

PAGES

147--156

 

Stephen Neuendorffer, Kees Vissers

Heterogeneous Design in Functional DIF

PAGES

157--166

 

William Plishker, Nimish Sane, Mary Kiemb, Shuvra S. Bhattacharyya

Tool Integration and Interoperability Challenges of a System-Level Design Flow: A Case Study

PAGES

167--176

 

Andy D. Pimentel, Todor Stefanov, Hristo Nikolov, Mark Thompson, Simon Polstra, Ed F. Deprettere 

Evaluation of ASIPs Design with LISATek

PAGES

177--186

 

Rashid Muhammad, Ludovic Apvrille, Renaud Pacalet

High Level Loop Transformations for Systematic Signal Processing Embedded Applications

PAGES

187--196

 

Calin Glitia, Pierre Boulet

Memory-Centric Hardware Synthesis from Dataflow Models

PAGES

197--206

 

Scott Fischaber, John McAllister, Roger Woods

Special Session: Programming Multicores

 

 

 

Introduction to Programming Multicores

PAGE

207

 

Chris R. Jesshope

Design Issues in Parallel Array Languages for Shared Memory

PAGES

208--217

 

James Brodman, Basilio B. Fraguela, María J. Garzarán, David Padua

An Architecture and Protocol for the Management of Resources in Ubiquitous and Heterogeneous Systems Based on the SVP Model of Concurrency

PAGES

218--228

 

Chris R. Jesshope, Jean-Marc Philippe, Michiel van Tol

Sensors and Sensor Networks

 

 

 

Climate and Biological Sensor Network

PAGES

229--237

 

Perfecto Mariño, Fernando Pérez-Fontán, Miguel Ángel Domínguez, Santiago Otero

Monitoring of Environmentally Hazardous Exhaust Emissions from Cars Using Optical Fibre Sensors

PAGES

238--247

 

Elfed Lewis, John Clifford, Colin Fitzpatrick, Gerard Dooly, Weizhong Zhao, Tong Sun, Ken Grattan, James Lucas, Martin Degner, Hartmut Ewald, Steffen Lochmann, Gero Bramann,  Edoardo Merlone-Borla, Flavio Gili

Application Server for Wireless Sensor Networks

PAGES

248--257

 

Janne Rintanen, Jukka Suhonen, Marko Hännikäinen, Timo D. Hämäläinen

Embedded Software Architecture for Diagnosing Network and Node Failures in Wireless Sensor Networks

PAGES

258--267

 

Jukka Suhonen, Mikko Kohvakka, Marko Hännikäinen, Timo D. Hämäläinen

System Modeling and Design

 

 

 

Signature-Based Calibration of Analytical System-Level Performance Models

PAGES

268--278

 

Stanley Jaddoe, Andy D. Pimentel

System-Level Design Space Exploration of Dynamic Reconfigurable Architectures

PAGES

279--288

 

Kamana Sigdel, Mark Thompson, Andy D. Pimentel, Todor Stefanov, Koen Bertels

Intellectual Property Protection for Embedded Sensor Nodes

PAGES

289--298

 

Michael Gora, Eric Simpson, Patrick Schaumont