SAMOS 2001
WARNING: This section contains links to pdf files. The Adobe Acrobat Reader©, which can open these .pdf files, is available for different operative systems. To read an Acrobat file, you first download the version of Adobe Acrobat that matches your operating system. If you do not have a copy, you can download a free version for Macintosh or Windows here. If you need other versions, check out the Adobe site to find them.

Table of Contents SAMOS Workshop 2007

Stamatis Vassiliadis, Mladen Berekovic and Timo D. Hämäläinen Eds.
Lecture Notes in Computer Science
Volume 4599, 2007, DOI: 10.1007/978-3-540-73625-7

Front matter Author Index Search

 

Keynotes

 

 

 

Software Is the Answer But What Is the Question?

PAGE

1

2007-WS-01

Willie Anderson

Integrating VLIW Processors with a Network on Chip

PAGE

2

2007-WS-02

Jos Huisken

System Modeling and Simulation

 

 

 

Communication Architecture Simulation on the Virtual Synchronization Framework

PAGES

3--12

2007-WS-03

Taewook Oh, Youngmin Yi, Soonhoi Ha

A Model-Driven Automatically-Retargetable Debug Tool for Embedded Systems

PAGES

13--23

2007-WS-04

Max R. Schultz, Alexandre K. I. Mendonça, Felipe G. Carvalho, Olinto J. V. Furtado, Luiz C. V. Santos

Performance Evaluation of Memory Management Configurations in Linux for an OS-Level Design Space Exploration

PAGES

24--33

2007-WS-05

Sangsoo Park, Heonshik Shin

SC2SCFL: Automated SystemC to SystemCFL  Translation

PAGES

34--45

2007-WS-06

Ka Lok Man, Andrea Fedeli, Michele Mercaldi, Menouer Boubekeur, Michel Schellekens

VLSI Architectures

 

 

 

Model and Validation of Block Cleaning Cost for Flash Memory

PAGES

46--54

2007-WS-07

Seungjae Baek, Jongmoo Choi, Donghee Lee, Sam H. Noh

VLSI Architecture for MRF Based Stereo Matching

PAGES

55--64

2007-WS-08

Sungchan Park, Chao Chen, Hong Jeong

Low-Power Twiddle Factor Unit for FFT Computation

PAGES

65--74

2007-WS-09

Teemu Pitkänen, Tero Partanen, Jarmo Takala

Trade-Offs Between Voltage Scaling and Processor Shutdown for Low-Energy Embedded Multiprocessors

PAGES

75--85

2007-WS-10

Pepijn de Langen, Ben Juurlink

Scheduling & Programming Models

 

 

 

An Automatically-Retargetable Time-Constraint-Driven Instruction Scheduler for Post-compiling Optimization of Embedded Code

PAGES

86--95

2007-WS-11

José O. Carlomagno Filho, Luiz F. P. Santos, Luiz C. V. dos Santos

Improving TriMedia Cache Performance by Profile Guided Code Reordering

PAGES

96--106

2007-WS-12

Norbert Esser, Renga Sundararajan, Joachim Trescher

A Streaming Machine Description and Programming Model

PAGES

107--116

2007-WS-13

Paul M. Carpenter, David Rodenas, Xavier Martorell, Alex Ramirez, Eduard Ayguadé

Multi-processor Architectures

 

 

 

Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing

PAGES

117--126

2007-WS-14

Bastian Ristau, Gerhard Fettweis

Strategies for Compiling μ TC to Novel Chip Multiprocessors

PAGES

127--138

2007-WS-15

Thomas A. M. Bernard, Chris R. Jesshope, Peter M. W. Knijnenburg

Image Quantisation on a Massively Parallel Embedded Processor

PAGES

139--148

2007-WS-16

Jan W. M. Jacobs, Leroy van Engelen, Jan Kuper, Gerard J. M. Smit

Stream Image Processing on a Dual-Core Embedded System

PAGES

149--158

2007-WS-17

Michael G. Benjamin, David Kaeli

Reconfigurable Architectures

 

 

 

MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing

PAGES

159--168

2007-WS-18

Marco Lanuzza, Stefania Perri, Pasquale Corsonello

FPGA Design Methodology for a Wavelet-Based Scalable Video Decoder

PAGES

169--178

2007-WS-19

Hendrik Eeckhaut, Harald Devos, Philippe Faes, Mark Christiaens, Dirk Stroobandt

Evaluating Large System-on-Chip on Multi-FPGA Platform

PAGES

179--189

2007-WS-20

Ari Kulmala, Erno Salminen, Timo D. Hämäläinen

Design Space Exploration

 

 

 

Efficiency Measures for Multimedia SOCs

PAGES

190--199

2007-WS-21

Hartwig Jeschke

On-Chip Bus Modeling for Power and Performance Estimation

PAGES

200--210

2007-WS-22

Je-Hoon Lee, Young-Shin Cho, Seok-Man Kim, Kyoung-Rok Cho

A Framework Introducing Model Reversibility in SoC Design Space Exploration

PAGES

211--221

2007-WS-23

Alexis Vander Biest, Alienor Richard, Dragomir Milojevic, Frederic Robert

Towards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration

PAGES

222--232

2007-WS-24

Mark Thompson, Andy D. Pimentel

Processor Components

 

 

 

Resource Conflict Detection in Simulation of Function Unit Pipelines

PAGES

233--240

2007-WS-25

Pekka Jääskeläinen, Vladimír Guzma, Jarmo Takala

A Modular Coprocessor Architecture for Embedded Real-Time Image and Video Signal Processing

PAGES

241--250

2007-WS-26

Holger Flatt, Sebastian Hesselbarth, Sebastian Flügel, Peter Pirsch

High-Bandwidth Address Generation Unit

PAGES

251--262

2007-WS-27

Humberto Calderón, Carlo Galuzzi, Georgi N. Gaydadjiev, Stamatis Vassiliadis

An IP Core for Embedded Java Systems

PAGES

263--272

2007-WS-28

Sascha Uhrig, Jörg Mische, Theo Ungerer

Embedded Processors

 

 

 

Parallel Memory Architecture for TTA Processor

PAGES

273--282

2007-WS-29

Jarno K. Tanskanen, Teemu Pitkänen, Risto Mäkinen, Jarmo Takala

A Linear Complexity Algorithm for the Generation of Multiple Input Single Output Instructions of Variable Size

PAGES

283--293

2007-WS-30

Carlo Galuzzi, Koen Bertels, Stamatis Vassiliadis

Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction

PAGES

294--303

2007-WS-31

Nainesh Agarwal, Nikitas J. Dimopoulos

A Study of Energy Saving in Customizable Processors

PAGES

304--312

2007-WS-32

Paolo Bonzini, Dilek Harmanci, Laura Pozzi

SoC for SDR

 

 

 

Trends in Low Power Handset Software Defined Radio

PAGES

313--321

2007-WS-33

John Glossner, Daniel Iancu, Mayan Moudgill, Michael Schulte, Stamatis Vassiliadis

Design of a Low Power Pre-synchronization ASIP for Multimode SDR Terminals

PAGES

322--332

2007-WS-34

Thomas Schuster, Bruno Bougard, Praveen Raghavan, Robert Priewasser, David Novo, Liesbet Van der Perre, Francky Catthoor 

Area Efficient Fully Programmable Baseband Processors

PAGES

333--342

2007-WS-35

Anders Nilsson, Dake Liu

The Next Generation Challenge for Software Defined Radio

PAGES

343--354

2007-WS-36

Mark Woh, Sangwon Seo, Hyunseok Lee, Yuan Lin, Scott Mahlke, Trevor Mudge, Chaitali Chakrabarti, Krisztián Flautner

Design Methodology for Software Radio Systems

PAGES

355--364

2007-WS-37

Chia-han Lee, Wayne Wolf

Power Efficient Co-simulation Framework for a Wireless Application Using Platform Based SoC

PAGES

365--374

2007-WS-38

Tseesuren Batsuuri, Je-Hoon Lee, Kyoung-Rok Cho

A Comparative Study of Different FFT Architectures for Software Defined Radio

PAGES

375--384

2007-WS-39

Shashank Mittal, Md. Zafar Ali Khan, M. B. Srinivas

Wireless Sensors

 

 

 

Design of 100 μW Wireless Sensor Nodes on Energy Scavengers for Biomedical Monitoring

PAGES

385--395

2007-WS-40

Lennart Yseboodt, Michael De Nil, Jos Huisken, Mladen Bereković, Qin Zhao, Frank Bouwens, Jef Van Meerbergen 

Tool-Aided Design and Implementation of Indoor Surveillance Wireless Sensor Network

PAGES

396--407

2007-WS-41

Mauri Kuorilehto, Jukka Suhonen, Marko Hännikäinen, Timo D. Hämäläinen

System Architecture Modeling of an UWB Receiver for Wireless Sensor Network

PAGES

408--420

2007-WS-42

Aubin Lecointre, Daniela Dragomirescu, Robert Plana

An Embedded Platform with Duty-Cycled Radio and Processing Subsystems for Wireless Sensor Networks

PAGES

421--430

2007-WS-43

Zhong-Yi Jin, Curt Schurgers, Rajesh Gupta

SensorOS: A New Operating System for Time Critical WSN Applications

PAGES

431--442

2007-WS-44

Mauri Kuorilehto, Timo Alho, Marko Hännikäinen, Timo D. Hämäläinen

Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks

PAGES

443--453

2007-WS-45

Panu Hämäläinen, Marko Hännikäinen, Timo D. Hämäläinen

k+ Neigh: An Energy Efficient Topology Control for Wireless Sensor Networks

PAGES

454--463

2007-WS-46

Dong-Min Son, Young-Bae Ko