Special Sessions


Architectures and design tools for secure embedded systems

Session Organizer: Francesco Regazzoni (Alari, CH)

Abstract: The pervasive diffusion of embedded and cyber-physical systems connected to form the internet of things brings new security challenges. These devices are usually deployed in a hostile environment, where an attacker could easily have physical access, and their life span can be pretty long, thus posing the problem of long term security. Yet, security functionalities should fit the tight area and energy budget available in these devices. To address these challenges, researchers are investigating several research directions, including novel constructions withstanding future attacks carried out by quantum computational power, architectural modifications to defeat physical attacks, methodologies for limiting the energy consumption of cryptographic algorithms, and design tools to support engineers in implementing systems secure by constructions. It is thus of crucial importance that designers of embedded systems are aware of the most important security challenges which need to be addressed during design and that they have the proper basic blocks and tools to solve them in a correct and effective way. This special session will cover challenges and opportunities related with design and deployment of secure embedded systems in several platforms, from the specification down to the the implementation. Talks in the session will present design tools considering the security since the beginning of the whole design cycle, new architectures for energy efficient implementation of block ciphers, processor modifications to limit the effect of physical attacks, compact accelerators for securing domain specific application, and methodologies for protecting IPs included in the system.

◊◊ ◊◊ ◊◊

Energy-efficient and accelerated servers

Session Organizer: Giovanni Agosta (POLIMI, IT) and Christoforos Kachris (NTUA, GR)

Abstract: In both HPC and data servers, there is a clear push towards energy-efficiency, due to the limitations imposed by the power supply over large scale centres. Within a limited power envelope, achieving high performance, be it for computation- or data-intensive applications, requires finely tuned resources. Thus, research and development are increasingly turning to heterogeneous architectures where accelerators, either hardware or programmable, provide the necessary performance boost while general purpose elements focus on a low-power management of control-intensive code. The session aims at presenting current research in HPC and data centre server and accelerator architectures, as well as software tools for efficiently and effectively monitoring and controlling the hardware resources.

◊◊ ◊◊ ◊◊

To submit a paper to either one of the conference tracks or the special session(s), select the proper option during the paper submission process. You can submit your paper here (Softconf).